hw_lcdc.h 29 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802
  1. /**
  2. * @Component: LCD
  3. *
  4. * @Filename: ../../CredDataBase/lcd_cred.h
  5. *
  6. ============================================================================ */
  7. /*
  8. * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
  9. */
  10. /*
  11. * Redistribution and use in source and binary forms, with or without
  12. * modification, are permitted provided that the following conditions
  13. * are met:
  14. *
  15. * Redistributions of source code must retain the above copyright
  16. * notice, this list of conditions and the following disclaimer.
  17. *
  18. * Redistributions in binary form must reproduce the above copyright
  19. * notice, this list of conditions and the following disclaimer in the
  20. * documentation and/or other materials provided with the
  21. * distribution.
  22. *
  23. * Neither the name of Texas Instruments Incorporated nor the names of
  24. * its contributors may be used to endorse or promote products derived
  25. * from this software without specific prior written permission.
  26. *
  27. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  28. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  29. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  30. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  31. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  32. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  33. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  34. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  35. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  36. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38. *
  39. */
  40. #ifndef _HW_LCDC_H_
  41. #define _HW_LCDC_H_
  42. #ifdef __cplusplus
  43. extern "C" {
  44. #endif
  45. /***********************************************************************\
  46. * Register arrays Definition
  47. \***********************************************************************/
  48. /***********************************************************************\
  49. * Bundle arrays Definition
  50. \***********************************************************************/
  51. /***********************************************************************\
  52. * Bundles Definition
  53. \***********************************************************************/
  54. /*************************************************************************\
  55. * Registers Definition
  56. \*************************************************************************/
  57. #define LCDC_PID (0x0)
  58. #define LCDC_LCD_CTRL (0x4)
  59. #define LCDC_LCD_STAT (0x8)
  60. #define LCDC_LIDD_CTRL (0xC)
  61. #define LCDC_LIDD_CS_CONF(n) (0x10 + ((n) * 0xC))
  62. #define LCDC_LIDD_CS_ADDR(n) (0x14 + ((n) * 0xC))
  63. #define LCDC_LIDD_CS_DATA(n) (0x18 + ((n) * 0xC))
  64. #define LCDC_LIDD_CS0_CONF (0x10)
  65. #define LCDC_LIDD_CS0_ADDR (0x14)
  66. #define LCDC_LIDD_CS0_DATA (0x18)
  67. #define LCDC_LIDD_CS1_CONF (0x1C)
  68. #define LCDC_LIDD_CS1_ADDR (0x20)
  69. #define LCDC_LIDD_CS2_DATA (0x24)
  70. #define LCDC_RASTER_CTRL (0x28)
  71. #define LCDC_RASTER_TIMING_0 (0x2C)
  72. #define LCDC_RASTER_TIMING_1 (0x30)
  73. #define LCDC_RASTER_TIMING_2 (0x34)
  74. #define LCDC_RASTER_TIMING(n) (0x2C + (n * 4))
  75. #define LCDC_RASTER_SUBPANEL (0x38)
  76. #define LCDC_RASTER_SUBPANEL2 (0x3C)
  77. #define LCDC_LCDDMA_CTRL (0x40)
  78. #define LCDC_LCDDMA_FB0_BASE (0x44)
  79. #define LCDC_LCDDMA_FB0_CEILING (0x48)
  80. #define LCDC_LCDDMA_FB1_BASE (0x4C)
  81. #define LCDC_LCDDMA_FB1_CEILING (0x50)
  82. #define LCDC_SYSCONFIG (0x54)
  83. #define LCDC_IRQSTATUS_RAW (0x58)
  84. #define LCDC_IRQSTATUS (0x5C)
  85. #define LCDC_IRQENABLE_SET (0x60)
  86. #define LCDC_IRQENABLE_CLEAR (0x64)
  87. #define LCDC_IRQEOI_VECTOR (0x68)
  88. #define LCDC_CLKC_ENABLE (0x6C)
  89. #define LCDC_CLKC_RESET (0x70)
  90. /**************************************************************************\
  91. * Field Definition Macros
  92. \**************************************************************************/
  93. /* PID */
  94. #define LCDC_PID_CUSTOM (0x000000C0u)
  95. #define LCDC_PID_CUSTOM_SHIFT (0x00000006u)
  96. #define LCDC_PID_FUNC (0x0FFF0000u)
  97. #define LCDC_PID_FUNC_SHIFT (0x00000010u)
  98. #define LCDC_PID_MAJOR (0x00000700u)
  99. #define LCDC_PID_MAJOR_SHIFT (0x00000008u)
  100. #define LCDC_PID_MINOR (0x0000003Fu)
  101. #define LCDC_PID_MINOR_SHIFT (0x00000000u)
  102. #define LCDC_PID_RTL (0x0000F800u)
  103. #define LCDC_PID_RTL_SHIFT (0x0000000Bu)
  104. #define LCDC_PID_SCHEME (0xC0000000u)
  105. #define LCDC_PID_SCHEME_SHIFT (0x0000001Eu)
  106. /* CTRL */
  107. #define LCDC_LCD_CTRL_AUTO_UFLOW_RESTART (0x00000002u)
  108. #define LCDC_LCD_CTRL_AUTO_UFLOW_RESTART_SHIFT (0x00000001u)
  109. #define LCDC_LCD_CTRL_AUTO_UFLOW_RESTART_AUTO (0x1u)
  110. #define LCDC_LCD_CTRL_AUTO_UFLOW_RESTART_MANUAL (0x0u)
  111. #define LCDC_LCD_CTRL_CLKDIV (0x0000FF00u)
  112. #define LCDC_LCD_CTRL_CLKDIV_SHIFT (0x00000008u)
  113. #define LCDC_LCD_CTRL_MODESEL (0x00000001u)
  114. #define LCDC_LCD_CTRL_MODESEL_SHIFT (0x00000000u)
  115. #define LCDC_LCD_CTRL_MODESEL_LIDD (0x0u)
  116. #define LCDC_LCD_CTRL_MODESEL_RASTER (0x1u)
  117. #define LCDC_LIDD_CTRL_DONE_INT_EN (0x00000400u)
  118. #define LCDC_LIDD_CTRL_DONE_INT_EN_SHIFT (0x0000000Au)
  119. #define LCDC_LIDD_CTRL_ALEPOL (0x00000008u)
  120. #define LCDC_LIDD_CTRL_ALEPOL_SHIFT (0x00000003u)
  121. #define LCDC_LIDD_CTRL_ALEPOL_INVERT (0x1u)
  122. #define LCDC_LIDD_CTRL_ALEPOL_NOINVERT (0x0u)
  123. #define LCDC_LIDD_CTRL_CS0_E0_POL (0x00000040u)
  124. #define LCDC_LIDD_CTRL_CS0_E0_POL_SHIFT (0x00000006u)
  125. #define LCDC_LIDD_CTRL_CS0_E0_POL_INVERT (0x1u)
  126. #define LCDC_LIDD_CTRL_CS0_E0_POL_NOINVERT (0x0u)
  127. #define LCDC_LIDD_CTRL_CS1_E1_POL (0x00000080u)
  128. #define LCDC_LIDD_CTRL_CS1_E1_POL_SHIFT (0x00000007u)
  129. #define LCDC_LIDD_CTRL_CS1_E1_POL_INVERT (0x1u)
  130. #define LCDC_LIDD_CTRL_CS1_E1_POL_NOINVERT (0x0u)
  131. #define LCDC_LIDD_CTRL_DMA_CS0_CS1 (0x00000200u)
  132. #define LCDC_LIDD_CTRL_DMA_CS0_CS1_SHIFT (0x00000009u)
  133. #define LCDC_LIDD_CTRL_DMA_CS0_CS1_DMACS0 (0x0u)
  134. #define LCDC_LIDD_CTRL_DMA_CS0_CS1_DMACS1 (0x1u)
  135. #define LCDC_LIDD_CTRL_LIDD_DMA_EN (0x00000100u)
  136. #define LCDC_LIDD_CTRL_LIDD_DMA_EN_SHIFT (0x00000008u)
  137. #define LCDC_LIDD_CTRL_LIDD_DMA_EN_ACTIVATE (0x1u)
  138. #define LCDC_LIDD_CTRL_LIDD_DMA_EN_DEACTIVATE (0x0u)
  139. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL (0x00000007u)
  140. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL_SHIFT (0x00000000u)
  141. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL_ASYNC_MPU68 (0x1u)
  142. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL_ASYNC_MPU80 (0x3u)
  143. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL_HITACHI (0x4u)
  144. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL_SYNC_MPU68 (0x0u)
  145. #define LCDC_LIDD_CTRL_LIDD_MODE_SEL_SYNC_MPU80 (0x2u)
  146. #define LCDC_LIDD_CTRL_RS_EN_POL (0x00000010u)
  147. #define LCDC_LIDD_CTRL_RS_EN_POL_SHIFT (0x00000004u)
  148. #define LCDC_LIDD_CTRL_RS_EN_POL_INVERT (0x1u)
  149. #define LCDC_LIDD_CTRL_RS_EN_POL_NOINVERT (0x0u)
  150. #define LCDC_LIDD_CTRL_WS_DIR_POL (0x00000020u)
  151. #define LCDC_LIDD_CTRL_WS_DIR_POL_SHIFT (0x00000005u)
  152. #define LCDC_LIDD_CTRL_WS_DIR_POL_ (0x1u)
  153. #define LCDC_LIDD_CTRL_WS_DIR_POL_NOINVERT (0x0u)
  154. /* LIDD_CS0_CONF */
  155. #define LCDC_LIDD_CS0_CONF_R_HOLD (0x0000003Cu)
  156. #define LCDC_LIDD_CS0_CONF_R_HOLD_SHIFT (0x00000002u)
  157. #define LCDC_LIDD_CS0_CONF_R_STROBE (0x00000FC0u)
  158. #define LCDC_LIDD_CS0_CONF_R_STROBE_SHIFT (0x00000006u)
  159. #define LCDC_LIDD_CS0_CONF_R_SU (0x0001F000u)
  160. #define LCDC_LIDD_CS0_CONF_R_SU_SHIFT (0x0000000Cu)
  161. #define LCDC_LIDD_CS0_CONF_TA (0x00000003u)
  162. #define LCDC_LIDD_CS0_CONF_TA_SHIFT (0x00000000u)
  163. #define LCDC_LIDD_CS0_CONF_W_HOLD (0x001E0000u)
  164. #define LCDC_LIDD_CS0_CONF_W_HOLD_SHIFT (0x00000011u)
  165. #define LCDC_LIDD_CS0_CONF_W_STROBE (0x07E00000u)
  166. #define LCDC_LIDD_CS0_CONF_W_STROBE_SHIFT (0x00000015u)
  167. #define LCDC_LIDD_CS0_CONF_W_SU (0xF8000000u)
  168. #define LCDC_LIDD_CS0_CONF_W_SU_SHIFT (0x0000001Bu)
  169. /* LIDD_CS0_ADDR */
  170. #define LCDC_LIDD_CS0_ADDR_ADR_INDX (0x0000FFFFu)
  171. #define LCDC_LIDD_CS0_ADDR_ADR_INDX_SHIFT (0x00000000u)
  172. /* LIDD_CS0_DATA */
  173. #define LCDC_LIDD_CS0_DATA_DATA (0x0000FFFFu)
  174. #define LCDC_LIDD_CS0_DATA_DATA_SHIFT (0x00000000u)
  175. /* LIDD_CS1_CONF */
  176. #define LCDC_LIDD_CS1_CONF_R_HOLD (0x0000003Cu)
  177. #define LCDC_LIDD_CS1_CONF_R_HOLD_SHIFT (0x00000002u)
  178. #define LCDC_LIDD_CS1_CONF_R_STROBE (0x00000FC0u)
  179. #define LCDC_LIDD_CS1_CONF_R_STROBE_SHIFT (0x00000006u)
  180. #define LCDC_LIDD_CS1_CONF_R_SU (0x0001F000u)
  181. #define LCDC_LIDD_CS1_CONF_R_SU_SHIFT (0x0000000Cu)
  182. #define LCDC_LIDD_CS1_CONF_TA (0x00000003u)
  183. #define LCDC_LIDD_CS1_CONF_TA_SHIFT (0x00000000u)
  184. #define LCDC_LIDD_CS1_CONF_W_HOLD (0x001E0000u)
  185. #define LCDC_LIDD_CS1_CONF_W_HOLD_SHIFT (0x00000011u)
  186. #define LCDC_LIDD_CS1_CONF_W_STROBE (0x07E00000u)
  187. #define LCDC_LIDD_CS1_CONF_W_STROBE_SHIFT (0x00000015u)
  188. #define LCDC_LIDD_CS1_CONF_W_SU (0xF8000000u)
  189. #define LCDC_LIDD_CS1_CONF_W_SU_SHIFT (0x0000001Bu)
  190. /* LIDD_CS1_ADDR */
  191. #define LCDC_LIDD_CS1_ADDR_ADR_INDX (0x0000FFFFu)
  192. #define LCDC_LIDD_CS1_ADDR_ADR_INDX_SHIFT (0x00000000u)
  193. /* RASTER_CTRL */
  194. #define LCDC_RASTER_CTRL_ACTVID_EN_VBLANK (0x08000000u)
  195. #define LCDC_RASTER_CTRL_ACTVID_EN_VBLANK_SHIFT (0x0000001Bu)
  196. #define LCDC_RASTER_CTRL_ACTVID_EN_VBLANK_NOACTVID (0x0u)
  197. #define LCDC_RASTER_CTRL_ACTVID_EN_VBLANK_TOGGLEACTVID (0x1u)
  198. #define LCDC_RASTER_CTRL_FIFO_DMA_DELAY (0x000FF000u)
  199. #define LCDC_RASTER_CTRL_FIFO_DMA_DELAY_SHIFT (0x0000000Cu)
  200. #define LCDC_RASTER_CTRL_FIFO_DMA_DELAY_DISABLED (0x0u)
  201. #define LCDC_RASTER_CTRL_MONO8B (0x00000200u)
  202. #define LCDC_RASTER_CTRL_MONO8B_SHIFT (0x00000009u)
  203. #define LCDC_RASTER_CTRL_MONO8B_4PIXEL (0x0u)
  204. #define LCDC_RASTER_CTRL_MONO8B_8PIXEL (0x1u)
  205. #define LCDC_RASTER_CTRL_MONO_COLOR (0x00000002u)
  206. #define LCDC_RASTER_CTRL_MONO_COLOR_SHIFT (0x00000001u)
  207. #define LCDC_RASTER_CTRL_MONO_COLOR_COLOR (0x0u)
  208. #define LCDC_RASTER_CTRL_MONO_COLOR_MONO (0x1u)
  209. #define LCDC_RASTER_CTRL_NIB_MODE (0x00400000u)
  210. #define LCDC_RASTER_CTRL_NIB_MODE_SHIFT (0x00000016u)
  211. #define LCDC_RASTER_CTRL_NIB_MODE_DISABLED (0x0u)
  212. #define LCDC_RASTER_CTRL_NIB_MODE_ENABLED (0x1u)
  213. #define LCDC_RASTER_CTRL_PLM (0x00300000u)
  214. #define LCDC_RASTER_CTRL_PLM_SHIFT (0x00000014u)
  215. #define LCDC_RASTER_CTRL_PLM_DATA (0x00000002u)
  216. #define LCDC_RASTER_CTRL_PLM_PALETTE (0x00000001u)
  217. #define LCDC_RASTER_CTRL_PLM_PALETTE_DATA (0x00000000u)
  218. #define LCDC_RASTER_CTRL_RASTER_EN (0x00000001u)
  219. #define LCDC_RASTER_CTRL_RASTER_EN_SHIFT (0x00000000u)
  220. #define LCDC_RASTER_CTRL_RASTER_EN_DISABLED (0x0u)
  221. #define LCDC_RASTER_CTRL_RASTER_EN_ENABLED (0x1u)
  222. #define LCDC_RASTER_CTRL_RD_ORDER (0x00000100u)
  223. #define LCDC_RASTER_CTRL_RD_ORDER_SHIFT (0x00000008u)
  224. #define LCDC_RASTER_CTRL_RD_ORDER_H2L (0x1u)
  225. #define LCDC_RASTER_CTRL_RD_ORDER_L2H (0x0u)
  226. #define LCDC_RASTER_CTRL_STN_565 (0x01000000u)
  227. #define LCDC_RASTER_CTRL_STN_565_SHIFT (0x00000018u)
  228. #define LCDC_RASTER_CTRL_STN_565_12BPP (0x0u)
  229. #define LCDC_RASTER_CTRL_STN_565_16BPP (0x1u)
  230. #define LCDC_RASTER_CTRL_TFT24 (0x02000000u)
  231. #define LCDC_RASTER_CTRL_TFT24_SHIFT (0x00000019u)
  232. #define LCDC_RASTER_CTRL_TFT24_OFF (0x0u)
  233. #define LCDC_RASTER_CTRL_TFT24_ON (0x1u)
  234. #define LCDC_RASTER_CTRL_TFT24UNPACKED (0x04000000u)
  235. #define LCDC_RASTER_CTRL_TFT24UNPACKED_SHIFT (0x0000001Au)
  236. #define LCDC_RASTER_CTRL_TFT24UNPACKED_PACKED (0x0u)
  237. #define LCDC_RASTER_CTRL_TFT24UNPACKED_UNPACKED (0x1u)
  238. #define LCDC_RASTER_CTRL_TFT_ALT_MAP (0x00800000u)
  239. #define LCDC_RASTER_CTRL_TFT_ALT_MAP_SHIFT (0x00000017u)
  240. #define LCDC_RASTER_CTRL_TFT_ALT_MAP_565 (0x1u)
  241. #define LCDC_RASTER_CTRL_TFT_ALT_MAP_ALIGN (0x0u)
  242. #define LCDC_RASTER_CTRL_TFT_STN (0x00000080u)
  243. #define LCDC_RASTER_CTRL_TFT_STN_SHIFT (0x00000007u)
  244. #define LCDC_RASTER_CTRL_TFT_STN_STN (0x0u)
  245. #define LCDC_RASTER_CTRL_TFT_STN_TFT (0x1u)
  246. #define LCDC_RASTER_CTRL_FUF_EN (0x00000040u)
  247. #define LCDC_RASTER_CTRL_FUF_EN_SHIFT (0x00000006u)
  248. #define LCDC_RASTER_CTRL_SL_EN (0x00000020u)
  249. #define LCDC_RASTER_CTRL_SL_EN_SHIFT (0x00000005u)
  250. #define LCDC_RASTER_CTRL_PL_EN (0x00000010u)
  251. #define LCDC_RASTER_CTRL_PL_EN_SHIFT (0x00000004u)
  252. #define LCDC_RASTER_CTRL_DONE_EN (0x00000008u)
  253. #define LCDC_RASTER_CTRL_DONE_EN_SHIFT (0x00000003u)
  254. #define LCDC_RASTER_CTRL_AC_EN (0x00000004u)
  255. #define LCDC_RASTER_CTRL_AC_EN_SHIFT (0x00000002u)
  256. /* RASTER_TIMING_0 */
  257. #define LCDC_RASTER_TIMING_0_HBP (0xFF000000u)
  258. #define LCDC_RASTER_TIMING_0_HBP_SHIFT (0x00000018u)
  259. #define LCDC_RASTER_TIMING_0_HFP (0x00FF0000u)
  260. #define LCDC_RASTER_TIMING_0_HFP_SHIFT (0x00000010u)
  261. #define LCDC_RASTER_TIMING_0_HSW (0x0000FC00u)
  262. #define LCDC_RASTER_TIMING_0_HSW_SHIFT (0x0000000Au)
  263. #define LCDC_RASTER_TIMING_0_PPL (0x000003F0u)
  264. #define LCDC_RASTER_TIMING_0_PPL_SHIFT (0x00000004u)
  265. #define LCDC_RASTER_TIMING_0_PPLMSB (0x00000008u)
  266. #define LCDC_RASTER_TIMING_0_PPLMSB_SHIFT (0x00000003u)
  267. /* RASTER_TIMING_1 */
  268. #define LCDC_RASTER_TIMING_1_LPP (0x000003FFu)
  269. #define LCDC_RASTER_TIMING_1_LPP_SHIFT (0x00000000u)
  270. #define LCDC_RASTER_TIMING_1_VBP (0xFF000000u)
  271. #define LCDC_RASTER_TIMING_1_VBP_SHIFT (0x00000018u)
  272. #define LCDC_RASTER_TIMING_1_VFP (0x00FF0000u)
  273. #define LCDC_RASTER_TIMING_1_VFP_SHIFT (0x00000010u)
  274. #define LCDC_RASTER_TIMING_1_VSW (0x0000FC00u)
  275. #define LCDC_RASTER_TIMING_1_VSW_SHIFT (0x0000000Au)
  276. /* RASTER_TIMING_2 */
  277. #define LCDC_RASTER_TIMING_2_ACB (0x0000FF00u)
  278. #define LCDC_RASTER_TIMING_2_ACB_SHIFT (0x00000008u)
  279. #define LCDC_RASTER_TIMING_2_ACB_I (0x000F0000u)
  280. #define LCDC_RASTER_TIMING_2_ACB_I_SHIFT (0x00000010u)
  281. #define LCDC_RASTER_TIMING_2_BIAS (0x00800000u)
  282. #define LCDC_RASTER_TIMING_2_BIAS_SHIFT (0x00000017u)
  283. #define LCDC_RASTER_TIMING_2_BIAS_ACTIVE_HIGH (0x0u)
  284. #define LCDC_RASTER_TIMING_2_BIAS_ACTIVE_LOW (0x1u)
  285. #define LCDC_RASTER_TIMING_2_HBP_HIGHBITS (0x00000030u)
  286. #define LCDC_RASTER_TIMING_2_HBP_HIGHBITS_SHIFT (0x00000006u)
  287. #define LCDC_RASTER_TIMING_2_HFP_HIGHBITS (0x00000003u)
  288. #define LCDC_RASTER_TIMING_2_HFP_HIGHBITS_SHIFT (0x00000000u)
  289. #define LCDC_RASTER_TIMING_2_IEO (0x00800000u)
  290. #define LCDC_RASTER_TIMING_2_IEO_SHIFT (0x00000017u)
  291. #define LCDC_RASTER_TIMING_2_IEO_ACTIVE_HIGH (0x0u)
  292. #define LCDC_RASTER_TIMING_2_IEO_ACTIVE_LOW (0x1u)
  293. #define LCDC_RASTER_TIMING_2_IHS (0x00200000u)
  294. #define LCDC_RASTER_TIMING_2_IHS_SHIFT (0x00000015u)
  295. #define LCDC_RASTER_TIMING_2_IHS_ACTIVE_HIGH (0x0u)
  296. #define LCDC_RASTER_TIMING_2_IHS_ACTIVE_LOW (0x1u)
  297. #define LCDC_RASTER_TIMING_2_IPC (0x00400000u)
  298. #define LCDC_RASTER_TIMING_2_IPC_SHIFT (0x00000016u)
  299. #define LCDC_RASTER_TIMING_2_IPC_FALLING (0x1u)
  300. #define LCDC_RASTER_TIMING_2_IPC_RISING (0x0u)
  301. #define LCDC_RASTER_TIMING_2_IVS (0x00100000u)
  302. #define LCDC_RASTER_TIMING_2_IVS_SHIFT (0x00000014u)
  303. #define LCDC_RASTER_TIMING_2_IVS_ACTIVE_HIGH (0x0u)
  304. #define LCDC_RASTER_TIMING_2_IVS_ACTIVE_LOW (0x1u)
  305. #define LCDC_RASTER_TIMING_2_LPP_B10 (0x04000000u)
  306. #define LCDC_RASTER_TIMING_2_LPP_B10_SHIFT (0x0000001Au)
  307. #define LCDC_RASTER_TIMING_2_PHSVS_ON_OFF (0x02000000u)
  308. #define LCDC_RASTER_TIMING_2_PHSVS_ON_OFF_SHIFT (0x00000019u)
  309. #define LCDC_RASTER_TIMING_2_PHSVS_ON_OFF_BIT24 (0x1u)
  310. #define LCDC_RASTER_TIMING_2_PHSVS_ON_OFF_OPPOSITE_EDGE (0x0u)
  311. #define LCDC_RASTER_TIMING_2_PHSVS_RF (0x01000000u)
  312. #define LCDC_RASTER_TIMING_2_PHSVS_RF_SHIFT (0x00000018u)
  313. #define LCDC_RASTER_TIMING_2_PHSVS_RF_FALLING (0x0u)
  314. #define LCDC_RASTER_TIMING_2_PHSVS_RF_RISING (0x1u)
  315. #define LCDC_RASTER_TIMING_2_SYNC_CTRL (0x02000000u)
  316. #define LCDC_RASTER_TIMING_2_SYNC_CTRL_SHIFT (0x00000019u)
  317. #define LCDC_RASTER_TIMING_2_SYNC_CTRL_BIT24 (0x1u)
  318. #define LCDC_RASTER_TIMING_2_SYNC_CTRL_OPPOSITE_EDGE (0x0u)
  319. #define LCDC_RASTER_TIMING_2_SYNC_EDGE (0x01000000u)
  320. #define LCDC_RASTER_TIMING_2_SYNC_EDGE_SHIFT (0x00000018u)
  321. #define LCDC_RASTER_TIMING_2_SYNC_EDGE_FALLING (0x0u)
  322. #define LCDC_RASTER_TIMING_2_SYNC_EDGE_RISING (0x1u)
  323. /* RASTER_SUBPANEL */
  324. #define LCDC_RASTER_SUBPANEL_DPD (0x0000FFFFu)
  325. #define LCDC_RASTER_SUBPANEL_DPD_SHIFT (0x00000000u)
  326. #define LCDC_RASTER_SUBPANEL_DPDMSB (0x000000FFu)
  327. #define LCDC_RASTER_SUBPANEL_DPDMSB_SHIFT (0x00000000u)
  328. #define LCDC_RASTER_SUBPANEL_HOLS (0x20000000u)
  329. #define LCDC_RASTER_SUBPANEL_HOLS_SHIFT (0x0000001Du)
  330. #define LCDC_RASTER_SUBPANEL_HOLS_DATA_BOTTOM (0x1u)
  331. #define LCDC_RASTER_SUBPANEL_HOLS_DATA_TOP (0x0u)
  332. #define LCDC_RASTER_SUBPANEL_LPPT (0x03FF0000u)
  333. #define LCDC_RASTER_SUBPANEL_LPPT_SHIFT (0x00000010u)
  334. #define LCDC_RASTER_SUBPANEL_LPPT_B10 (0x00000100u)
  335. #define LCDC_RASTER_SUBPANEL_LPPT_B10_SHIFT (0x00000008u)
  336. #define LCDC_RASTER_SUBPANEL_SPEN (0x80000000u)
  337. #define LCDC_RASTER_SUBPANEL_SPEN_SHIFT (0x0000001Fu)
  338. #define LCDC_RASTER_SUBPANEL_SPEN_DISABLED (0x0u)
  339. #define LCDC_RASTER_SUBPANEL_SPEN_ENABLED (0x1u)
  340. /* LCDDMA_CTRL */
  341. #define LCDC_LCDDMA_CTRL_BIGENDIAN (0x00000002u)
  342. #define LCDC_LCDDMA_CTRL_BIGENDIAN_SHIFT (0x00000001u)
  343. #define LCDC_LCDDMA_CTRL_EOF_INTEN (0x00000004)
  344. #define LCDC_LCDDMA_CTRL_EOF_INTEN_SHIFT (0x00000002u)
  345. #define LCDC_LCDDMA_CTRL_BURST_SIZE (0x00000070u)
  346. #define LCDC_LCDDMA_CTRL_BURST_SIZE_SHIFT (0x00000004u)
  347. #define LCDC_LCDDMA_CTRL_BURST_SIZE_EIGHT (0x00000003u)
  348. #define LCDC_LCDDMA_CTRL_BURST_SIZE_FOUR (0x00000002u)
  349. #define LCDC_LCDDMA_CTRL_BURST_SIZE_ONE (0x00000000u)
  350. #define LCDC_LCDDMA_CTRL_BURST_SIZE_SIXTEEN (0x00000004u)
  351. #define LCDC_LCDDMA_CTRL_BURST_SIZE_TWO (0x00000001u)
  352. #define LCDC_LCDDMA_CTRL_BYTE_SWAP (0x00000008u)
  353. #define LCDC_LCDDMA_CTRL_BYTE_SWAP_SHIFT (0x00000003u)
  354. #define LCDC_LCDDMA_CTRL_DMA_MASTER_PRIO (0x00070000u)
  355. #define LCDC_LCDDMA_CTRL_DMA_MASTER_PRIO_SHIFT (0x00000010u)
  356. #define LCDC_LCDDMA_CTRL_FRAME_MODE (0x00000001u)
  357. #define LCDC_LCDDMA_CTRL_FRAME_MODE_SHIFT (0x00000000u)
  358. #define LCDC_LCDDMA_CTRL_FRAME_MODE_ONE (0x0u)
  359. #define LCDC_LCDDMA_CTRL_FRAME_MODE_TWO (0x1u)
  360. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY (0x00000700u)
  361. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_SHIFT (0x00000008u)
  362. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_EIGHT (0x00000000u)
  363. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_FIVE_TWELVE (0x00000006u)
  364. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_ONE_TWENTY_EIGHT (0x00000004u)
  365. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_SIXTEEN (0x00000001u)
  366. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_SIXTY_FOUR (0x00000003u)
  367. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_THIRTY_TWO (0x00000002u)
  368. #define LCDC_LCDDMA_CTRL_TH_FIFO_READY_TWO_FIFTY_SIX (0x00000005u)
  369. /* LCDDMA_FB0_BASE */
  370. #define LCDC_LCDDMA_FB0_BASE_FB0_BASE (0xFFFFFFFCu)
  371. #define LCDC_LCDDMA_FB0_BASE_FB0_BASE_SHIFT (0x00000002u)
  372. /* LCDDMA_FB0_CEILING */
  373. #define LCDC_LCDDMA_FB0_CEILING_FB0_CEIL (0xFFFFFFFCu)
  374. #define LCDC_LCDDMA_FB0_CEILING_FB0_CEIL_SHIFT (0x00000002u)
  375. /* LCDDMA_FB1_BASE */
  376. #define LCDC_LCDDMA_FB1_BASE_FB1_BASE (0xFFFFFFFCu)
  377. #define LCDC_LCDDMA_FB1_BASE_FB1_BASE_SHIFT (0x00000002u)
  378. /* LCDDMA_FB1_CEILING */
  379. #define LCDC_LCDDMA_FB1_CEILING_FB1_CEIL (0xFFFFFFFCu)
  380. #define LCDC_LCDDMA_FB1_CEILING_FB1_CEIL_SHIFT (0x00000002u)
  381. /* SYSCONFIG */
  382. #define LCDC_SYSCONFIG_IDLEMODE (0x000000C0u)
  383. #define LCDC_SYSCONFIG_IDLEMODE_SHIFT (0x00000004u)
  384. #define LCDC_SYSCONFIG_IDLEMODE_FORCE (0x0u)
  385. #define LCDC_SYSCONFIG_IDLEMODE_NOIDLE (0x1u)
  386. #define LCDC_SYSCONFIG_IDLEMODE_SMART (0x2u)
  387. #define LCDC_SYSCONFIG_IDLEMODE_WAKEUP (0x3u)
  388. #define LCDC_SYSCONFIG_STANDBYMODE (0x00000030u)
  389. #define LCDC_SYSCONFIG_STANDBYMODE_SHIFT (0x00000002u)
  390. #define LCDC_SYSCONFIG_STANDBYMODE_FORCE (0x0u)
  391. #define LCDC_SYSCONFIG_STANDBYMODE_NOSTANDBY (0x1u)
  392. #define LCDC_SYSCONFIG_STANDBYMODE_SMART (0x2u)
  393. #define LCDC_SYSCONFIG_STANDBYMODE_WAKEUP (0x3u)
  394. /* IRQSTATUS_RAW */
  395. #define LCDC_IRQSTATUS_RAW_ACB (0x00000008u)
  396. #define LCDC_IRQSTATUS_RAW_ACB_SHIFT (0x00000003u)
  397. #define LCDC_IRQSTATUS_RAW_ACB_ACTIVE (0x1u)
  398. #define LCDC_IRQSTATUS_RAW_ACB_INACTIVE (0x0u)
  399. #define LCDC_IRQSTATUS_RAW_ACB_SET (0x1u)
  400. #define LCDC_IRQSTATUS_RAW_DONE (0x00000001u)
  401. #define LCDC_IRQSTATUS_RAW_DONE_SHIFT (0x00000000u)
  402. #define LCDC_IRQSTATUS_RAW_DONE_ACTIVE (0x1u)
  403. #define LCDC_IRQSTATUS_RAW_DONE_INACTIVE (0x0u)
  404. #define LCDC_IRQSTATUS_RAW_DONE_SET (0x1u)
  405. #define LCDC_IRQSTATUS_RAW_EOF0 (0x00000100u)
  406. #define LCDC_IRQSTATUS_RAW_EOF0_SHIFT (0x00000008u)
  407. #define LCDC_IRQSTATUS_RAW_EOF0_ACTIVE (0x1u)
  408. #define LCDC_IRQSTATUS_RAW_EOF0_INACTIVE (0x0u)
  409. #define LCDC_IRQSTATUS_RAW_EOF0_SET (0x1u)
  410. #define LCDC_IRQSTATUS_RAW_EOF1 (0x00000200u)
  411. #define LCDC_IRQSTATUS_RAW_EOF1_SHIFT (0x00000009u)
  412. #define LCDC_IRQSTATUS_RAW_EOF1_ACTIVE (0x1u)
  413. #define LCDC_IRQSTATUS_RAW_EOF1_INACTIVE (0x0u)
  414. #define LCDC_IRQSTATUS_RAW_EOF1_SET (0x1u)
  415. #define LCDC_IRQSTATUS_RAW_FUF (0x00000020u)
  416. #define LCDC_IRQSTATUS_RAW_FUF_SHIFT (0x00000005u)
  417. #define LCDC_IRQSTATUS_RAW_FUF_ACTIVE (0x1u)
  418. #define LCDC_IRQSTATUS_RAW_FUF_INACTIVE (0x0u)
  419. #define LCDC_IRQSTATUS_RAW_FUF_SET (0x1u)
  420. #define LCDC_IRQSTATUS_RAW_PL (0x00000040u)
  421. #define LCDC_IRQSTATUS_RAW_PL_SHIFT (0x00000006u)
  422. #define LCDC_IRQSTATUS_RAW_PL_ACTIVE (0x1u)
  423. #define LCDC_IRQSTATUS_RAW_PL_INACTIVE (0x0u)
  424. #define LCDC_IRQSTATUS_RAW_PL_SET (0x1u)
  425. #define LCDC_IRQSTATUS_RAW_RECURRENT_RASTER (0x00000002u)
  426. #define LCDC_IRQSTATUS_RAW_RECURRENT_RASTER_SHIFT (0x00000001u)
  427. #define LCDC_IRQSTATUS_RAW_RECURRENT_RASTER_ACTIVE (0x1u)
  428. #define LCDC_IRQSTATUS_RAW_RECURRENT_RASTER_INACTIVE (0x0u)
  429. #define LCDC_IRQSTATUS_RAW_RECURRENT_RASTER_SET (0x1u)
  430. #define LCDC_IRQSTATUS_RAW_SYNC (0x00000004u)
  431. #define LCDC_IRQSTATUS_RAW_SYNC_SHIFT (0x00000002u)
  432. #define LCDC_IRQSTATUS_RAW_SYNC_ACTIVE (0x1u)
  433. #define LCDC_IRQSTATUS_RAW_SYNC_INACTIVE (0x0u)
  434. #define LCDC_IRQSTATUS_RAW_SYNC_SET (0x1u)
  435. /* IRQSTATUS */
  436. #define LCDC_IRQSTATUS_ACB (0x00000008u)
  437. #define LCDC_IRQSTATUS_ACB_SHIFT (0x00000003u)
  438. #define LCDC_IRQSTATUS_ACB_ACTIVE (0x1u)
  439. #define LCDC_IRQSTATUS_ACB_CLEAR (0x1u)
  440. #define LCDC_IRQSTATUS_ACB_INACTIVE (0x0u)
  441. #define LCDC_IRQSTATUS_DONE (0x00000001u)
  442. #define LCDC_IRQSTATUS_DONE_SHIFT (0x00000000u)
  443. #define LCDC_IRQSTATUS_DONE_ACTIVE (0x1u)
  444. #define LCDC_IRQSTATUS_DONE_CLEAR (0x1u)
  445. #define LCDC_IRQSTATUS_DONE_INACTIVE (0x0u)
  446. #define LCDC_IRQSTATUS_EOF0 (0x00000100u)
  447. #define LCDC_IRQSTATUS_EOF0_SHIFT (0x00000008u)
  448. #define LCDC_IRQSTATUS_EOF0_ACTIVE (0x1u)
  449. #define LCDC_IRQSTATUS_EOF0_CLEAR (0x1u)
  450. #define LCDC_IRQSTATUS_EOF0_INACTIVE (0x0u)
  451. #define LCDC_IRQSTATUS_EOF1 (0x00000200u)
  452. #define LCDC_IRQSTATUS_EOF1_SHIFT (0x00000009u)
  453. #define LCDC_IRQSTATUS_EOF1_ACTIVE (0x1u)
  454. #define LCDC_IRQSTATUS_EOF1_CLEAR (0x1u)
  455. #define LCDC_IRQSTATUS_EOF1_INACTIVE (0x0u)
  456. #define LCDC_IRQSTATUS_FUF (0x00000020u)
  457. #define LCDC_IRQSTATUS_FUF_SHIFT (0x00000005u)
  458. #define LCDC_IRQSTATUS_FUF_ACTIVE (0x1u)
  459. #define LCDC_IRQSTATUS_FUF_CLEAR (0x1u)
  460. #define LCDC_IRQSTATUS_FUF_INACTIVE (0x0u)
  461. #define LCDC_IRQSTATUS_PL (0x00000040u)
  462. #define LCDC_IRQSTATUS_PL_SHIFT (0x00000006u)
  463. #define LCDC_IRQSTATUS_PL_ACTIVE (0x1u)
  464. #define LCDC_IRQSTATUS_PL_CLEAR (0x1u)
  465. #define LCDC_IRQSTATUS_PL_INACTIVE (0x0u)
  466. #define LCDC_IRQSTATUS_RECURRENT_RASTER (0x00000002u)
  467. #define LCDC_IRQSTATUS_RECURRENT_RASTER_SHIFT (0x00000001u)
  468. #define LCDC_IRQSTATUS_RECURRENT_RASTER_ACTIVE (0x1u)
  469. #define LCDC_IRQSTATUS_RECURRENT_RASTER_CLEAR (0x1u)
  470. #define LCDC_IRQSTATUS_RECURRENT_RASTER_INACTIVE (0x0u)
  471. #define LCDC_IRQSTATUS_SYNC (0x00000004u)
  472. #define LCDC_IRQSTATUS_SYNC_SHIFT (0x00000002u)
  473. #define LCDC_IRQSTATUS_SYNC_ACTIVE (0x1u)
  474. #define LCDC_IRQSTATUS_SYNC_CLEAR (0x1u)
  475. #define LCDC_IRQSTATUS_SYNC_INACTIVE (0x0u)
  476. #define LCDC_LCD_STAT_EOF1 (0x00000200u)
  477. #define LCDC_LCD_STAT_EOF1_SHIFT (0x00000009u)
  478. #define LCDC_LCD_STAT_EOF0 (0x00000100u)
  479. #define LCDC_LCD_STAT_EOF0_SHIFT (0x00000008u)
  480. #define LCDC_LCD_STAT_PL (0x00000040u)
  481. #define LCDC_LCD_STAT_PL_SHIFT (0x00000006u)
  482. #define LCDC_LCD_STAT_FUF (0x00000020u)
  483. #define LCDC_LCD_STAT_FUF_SHIFT (0x00000005u)
  484. #define LCDC_LCD_STAT_ABC (0x00000008u)
  485. #define LCDC_LCD_STAT_ABC_SHIFT (0x00000003u)
  486. #define LCDC_LCD_STAT_SYNC (0x00000004u)
  487. #define LCDC_LCD_STAT_SYNC_SHIFT (0x00000002u)
  488. #define LCDC_LCD_STAT_DONE (0x00000001u)
  489. #define LCDC_LCD_STAT_DONE_SHIFT (0x00000000u)
  490. /* IRQENABLE_SET */
  491. #define LCDC_IRQENABLE_SET_ACB (0x00000008u)
  492. #define LCDC_IRQENABLE_SET_ACB_SHIFT (0x00000003u)
  493. #define LCDC_IRQENABLE_SET_ACB_DISABLED (0x0u)
  494. #define LCDC_IRQENABLE_SET_ACB_ENABLED (0x1u)
  495. #define LCDC_IRQENABLE_SET_ACB_SET (0x1u)
  496. #define LCDC_IRQENABLE_SET_DONE (0x00000001u)
  497. #define LCDC_IRQENABLE_SET_DONE_SHIFT (0x00000000u)
  498. #define LCDC_IRQENABLE_SET_DONE_DISABLED (0x0u)
  499. #define LCDC_IRQENABLE_SET_DONE_ENABLED (0x1u)
  500. #define LCDC_IRQENABLE_SET_DONE_SET (0x1u)
  501. #define LCDC_IRQENABLE_SET_EOF0 (0x00000100u)
  502. #define LCDC_IRQENABLE_SET_EOF0_SHIFT (0x00000008u)
  503. #define LCDC_IRQENABLE_SET_EOF0_DISABLED (0x0u)
  504. #define LCDC_IRQENABLE_SET_EOF0_ENABLED (0x1u)
  505. #define LCDC_IRQENABLE_SET_EOF0_SET (0x1u)
  506. #define LCDC_IRQENABLE_SET_EOF1 (0x00000200u)
  507. #define LCDC_IRQENABLE_SET_EOF1_SHIFT (0x00000009u)
  508. #define LCDC_IRQENABLE_SET_EOF1_DISABLED (0x0u)
  509. #define LCDC_IRQENABLE_SET_EOF1_ENABLED (0x1u)
  510. #define LCDC_IRQENABLE_SET_EOF1_SET (0x1u)
  511. #define LCDC_IRQENABLE_SET_FUF (0x00000020u)
  512. #define LCDC_IRQENABLE_SET_FUF_SHIFT (0x00000005u)
  513. #define LCDC_IRQENABLE_SET_FUF_SET (0x1u)
  514. #define LCDC_IRQENABLE_SET_PL (0x00000040u)
  515. #define LCDC_IRQENABLE_SET_PL_SHIFT (0x00000006u)
  516. #define LCDC_IRQENABLE_SET_PL_DISABLED (0x0u)
  517. #define LCDC_IRQENABLE_SET_PL_ENABLED (0x1u)
  518. #define LCDC_IRQENABLE_SET_PL_SET (0x1u)
  519. #define LCDC_IRQENABLE_SET_RECURRENT_RASTER (0x00000002u)
  520. #define LCDC_IRQENABLE_SET_RECURRENT_RASTER_SHIFT (0x00000001u)
  521. #define LCDC_IRQENABLE_SET_RECURRENT_RASTER_DISABLED (0x0u)
  522. #define LCDC_IRQENABLE_SET_RECURRENT_RASTER_ENABLED (0x1u)
  523. #define LCDC_IRQENABLE_SET_RECURRENT_RASTER_SET (0x1u)
  524. #define LCDC_IRQENABLE_SET_SYNC (0x00000004u)
  525. #define LCDC_IRQENABLE_SET_SYNC_SHIFT (0x00000002u)
  526. #define LCDC_IRQENABLE_SET_SYNC_DISABLED (0x0u)
  527. #define LCDC_IRQENABLE_SET_SYNC_ENABLED (0x1u)
  528. #define LCDC_IRQENABLE_SET_SYNC_SET (0x1u)
  529. /* IRQENABLE_CLEAR */
  530. #define LCDC_IRQENABLE_CLEAR_ACB (0x00000008u)
  531. #define LCDC_IRQENABLE_CLEAR_ACB_SHIFT (0x00000003u)
  532. #define LCDC_IRQENABLE_CLEAR_ACB_CLEAR (0x1u)
  533. #define LCDC_IRQENABLE_CLEAR_ACB_DISABLED (0x0u)
  534. #define LCDC_IRQENABLE_CLEAR_ACB_ENABLED (0x1u)
  535. #define LCDC_IRQENABLE_CLEAR_DONE (0x00000001u)
  536. #define LCDC_IRQENABLE_CLEAR_DONE_SHIFT (0x00000000u)
  537. #define LCDC_IRQENABLE_CLEAR_DONE_CLEAR (0x1u)
  538. #define LCDC_IRQENABLE_CLEAR_DONE_DISABLED (0x0u)
  539. #define LCDC_IRQENABLE_CLEAR_DONE_ENABLED (0x1u)
  540. #define LCDC_IRQENABLE_CLEAR_EOF0 (0x00000100u)
  541. #define LCDC_IRQENABLE_CLEAR_EOF0_SHIFT (0x00000008u)
  542. #define LCDC_IRQENABLE_CLEAR_EOF0_CLEAR (0x1u)
  543. #define LCDC_IRQENABLE_CLEAR_EOF0_DISABLED (0x0u)
  544. #define LCDC_IRQENABLE_CLEAR_EOF0_ENABLED (0x1u)
  545. #define LCDC_IRQENABLE_CLEAR_EOF1 (0x00000200u)
  546. #define LCDC_IRQENABLE_CLEAR_EOF1_SHIFT (0x00000009u)
  547. #define LCDC_IRQENABLE_CLEAR_EOF1_CLEAR (0x1u)
  548. #define LCDC_IRQENABLE_CLEAR_EOF1_DISABLED (0x0u)
  549. #define LCDC_IRQENABLE_CLEAR_EOF1_ENABLED (0x1u)
  550. #define LCDC_IRQENABLE_CLEAR_FUF (0x00000020u)
  551. #define LCDC_IRQENABLE_CLEAR_FUF_SHIFT (0x00000005u)
  552. #define LCDC_IRQENABLE_CLEAR_FUF_CLEAR (0x1u)
  553. #define LCDC_IRQENABLE_CLEAR_PL (0x00000040u)
  554. #define LCDC_IRQENABLE_CLEAR_PL_SHIFT (0x00000006u)
  555. #define LCDC_IRQENABLE_CLEAR_PL_CLEAR (0x1u)
  556. #define LCDC_IRQENABLE_CLEAR_PL_DISABLED (0x0u)
  557. #define LCDC_IRQENABLE_CLEAR_PL_ENABLED (0x1u)
  558. #define LCDC_IRQENABLE_CLEAR_RECURRENT_RASTER (0x00000002u)
  559. #define LCDC_IRQENABLE_CLEAR_RECURRENT_RASTER_SHIFT (0x00000001u)
  560. #define LCDC_IRQENABLE_CLEAR_RECURRENT_RASTER_CLEAR (0x1u)
  561. #define LCDC_IRQENABLE_CLEAR_RECURRENT_RASTER_DISABLED (0x0u)
  562. #define LCDC_IRQENABLE_CLEAR_RECURRENT_RASTER_ENABLED (0x1u)
  563. #define LCDC_IRQENABLE_CLEAR_SYNC (0x00000004u)
  564. #define LCDC_IRQENABLE_CLEAR_SYNC_SHIFT (0x00000002u)
  565. #define LCDC_IRQENABLE_CLEAR_SYNC_CLEAR (0x1u)
  566. #define LCDC_IRQENABLE_CLEAR_SYNC_DISABLED (0x0u)
  567. #define LCDC_IRQENABLE_CLEAR_SYNC_ENABLED (0x1u)
  568. /* CLKC_ENABLE */
  569. #define LCDC_CLKC_ENABLE_CORE (0x00000001u)
  570. #define LCDC_CLKC_ENABLE_CORE_SHIFT (0x00000000u)
  571. #define LCDC_CLKC_ENABLE_CORE_DISABLE (0x0u)
  572. #define LCDC_CLKC_ENABLE_CORE_ENABLE (0x1u)
  573. #define LCDC_CLKC_ENABLE_DMA (0x00000004u)
  574. #define LCDC_CLKC_ENABLE_DMA_SHIFT (0x00000002u)
  575. #define LCDC_CLKC_ENABLE_DMA_DISABLE (0x0u)
  576. #define LCDC_CLKC_ENABLE_DMA_ENABLE (0x1u)
  577. #define LCDC_CLKC_ENABLE_LIDD (0x00000002u)
  578. #define LCDC_CLKC_ENABLE_LIDD_SHIFT (0x00000001u)
  579. #define LCDC_CLKC_ENABLE_LIDD_DISABLE (0x0u)
  580. #define LCDC_CLKC_ENABLE_LIDD_ENABLE (0x1u)
  581. /* CLKC_RESET */
  582. #define LCDC_CLKC_RESET_CORE (0x00000001u)
  583. #define LCDC_CLKC_RESET_CORE_SHIFT (0x00000000u)
  584. #define LCDC_CLKC_RESET_CORE_DISABLE (0x0u)
  585. #define LCDC_CLKC_RESET_CORE_ENABLE (0x1u)
  586. #define LCDC_CLKC_RESET_DMA (0x00000004u)
  587. #define LCDC_CLKC_RESET_DMA_SHIFT (0x00000002u)
  588. #define LCDC_CLKC_RESET_DMA_DISABLE (0x0u)
  589. #define LCDC_CLKC_RESET_DMA_ENABLE (0x1u)
  590. #define LCDC_CLKC_RESET_LIDD (0x00000002u)
  591. #define LCDC_CLKC_RESET_LIDD_SHIFT (0x00000001u)
  592. #define LCDC_CLKC_RESET_LIDD_DISABLE (0x0u)
  593. #define LCDC_CLKC_RESET_LIDD_ENABLE (0x1u)
  594. #define LCDC_CLKC_RESET_MAIN (0x00000008u)
  595. #define LCDC_CLKC_RESET_MAIN_SHIFT (0x00000003u)
  596. #define LCDC_CLKC_RESET_MAIN_DISABLE (0x0u)
  597. #define LCDC_CLKC_RESET_MAIN_ENABLE (0x1u)
  598. #ifdef __cplusplus
  599. }
  600. #endif
  601. #endif