hw_usb_ohci.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464
  1. /**
  2. * \file hw_usb_ohci.h
  3. *
  4. * \brief USB OHCI register definitions
  5. */
  6. /*
  7. * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
  8. */
  9. /*
  10. * Redistribution and use in source and binary forms, with or without
  11. * modification, are permitted provided that the following conditions
  12. * are met:
  13. *
  14. * Redistributions of source code must retain the above copyright
  15. * notice, this list of conditions and the following disclaimer.
  16. *
  17. * Redistributions in binary form must reproduce the above copyright
  18. * notice, this list of conditions and the following disclaimer in the
  19. * documentation and/or other materials provided with the
  20. * distribution.
  21. *
  22. * Neither the name of Texas Instruments Incorporated nor the names of
  23. * its contributors may be used to endorse or promote products derived
  24. * from this software without specific prior written permission.
  25. *
  26. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  27. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  28. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  29. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  30. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  31. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  32. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  33. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  34. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  35. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37. *
  38. */
  39. #ifndef _HW_OHCI_H_
  40. #define _HW_OHCI_H_
  41. #ifdef __cplusplus
  42. extern "C" {
  43. #endif
  44. #define USB_OHCI_REVID (0x0)
  45. #define USB_OHCI_HCCONTROL (0x4)
  46. #define USB_OHCI_HCCOMMANDSTATUS (0x8)
  47. #define USB_OHCI_HCINTERRUPTSTATUS (0xC)
  48. #define USB_OHCI_HCINTERRUPTENABLE (0x10)
  49. #define USB_OHCI_HCINTERRUPTDISABLE (0x14)
  50. #define USB_OHCI_HCHCCA (0x18)
  51. #define USB_OHCI_HCPERIODCURRENTED (0x1C)
  52. #define USB_OHCI_HCCONTROLHEADED (0x20)
  53. #define USB_OHCI_HCCONTROLCURRENTED (0x24)
  54. #define USB_OHCI_HCBULKHEADED (0x28)
  55. #define USB_OHCI_HCBULKCURRENTED (0x2C)
  56. #define USB_OHCI_HCDONEHEAD (0x30)
  57. #define USB_OHCI_HCFMINTERVAL (0x34)
  58. #define USB_OHCI_HCFMREMAINING (0x38)
  59. #define USB_OHCI_HCFMNUMBER (0x3C)
  60. #define USB_OHCI_HCPERIODICSTART (0x40)
  61. #define USB_OHCI_HCLSTHRESHOLD (0x44)
  62. #define USB_OHCI_HCRHDESCRIPTORA (0x48)
  63. #define USB_OHCI_HCRHDESCRIPTORB (0x4C)
  64. #define USB_OHCI_HCRHSTATUS (0x50)
  65. #define USB_OHCI_HCRHPORTSTATUS1 (0x54)
  66. #define USB_OHCI_HCRHPORTSTATUS2 (0x54)
  67. /**************************************************************************\
  68. * Field Definition Macros
  69. \**************************************************************************/
  70. /* REVID */
  71. #define OHCI_REVID_REV (0xFFFFFFFFu)
  72. #define OHCI_REVID_REV_SHIFT (0x00000000u)
  73. /* HcControl */
  74. #define OHCI_HCCONTROL_RESERVED (0xFFFFF800u)
  75. #define OHCI_HCCONTROL_RESERVED_SHIFT (0x0000000Bu)
  76. #define OHCI_HCCONTROL_RWE (0x00000400u)
  77. #define OHCI_HCCONTROL_RWE_SHIFT (0x0000000Au)
  78. #define OHCI_HCCONTROL_RWC (0x00000200u)
  79. #define OHCI_HCCONTROL_RWC_SHIFT (0x00000009u)
  80. #define OHCI_HCCONTROL_IR (0x00000100u)
  81. #define OHCI_HCCONTROL_IR_SHIFT (0x00000008u)
  82. #define OHCI_HCCONTROL_HCFS (0x000000C0u)
  83. #define OHCI_HCCONTROL_HCFS_SHIFT (0x00000006u)
  84. /*----HCFS Tokens----*/
  85. #define OHCI_HCCONTROL_HCFS_USBRESET (0x00000000u)
  86. #define OHCI_HCCONTROL_HCFS_USBRESUME (0x00000001u)
  87. #define OHCI_HCCONTROL_HCFS_USBOPERATIONAL (0x00000002u)
  88. #define OHCI_HCCONTROL_HCFS_USBSUSPEND (0x00000003u)
  89. #define OHCI_HCCONTROL_BLE (0x00000020u)
  90. #define OHCI_HCCONTROL_BLE_SHIFT (0x00000005u)
  91. #define OHCI_HCCONTROL_CLE (0x00000010u)
  92. #define OHCI_HCCONTROL_CLE_SHIFT (0x00000004u)
  93. #define OHCI_HCCONTROL_IE (0x00000008u)
  94. #define OHCI_HCCONTROL_IE_SHIFT (0x00000003u)
  95. #define OHCI_HCCONTROL_PLE (0x00000004u)
  96. #define OHCI_HCCONTROL_PLE_SHIFT (0x00000002u)
  97. #define OHCI_HCCONTROL_CBSR (0x00000003u)
  98. #define OHCI_HCCONTROL_CBSR_SHIFT (0x00000000u)
  99. /*----CBSR Tokens----*/
  100. #define OHCI_HCCONTROL_CBSR_RATIO11 (0x00000000u)
  101. #define OHCI_HCCONTROL_CBSR_RATIO21 (0x00000001u)
  102. #define OHCI_HCCONTROL_CBSR_RATIO31 (0x00000002u)
  103. #define OHCI_HCCONTROL_CBSR_RATIO41 (0x00000003u)
  104. /* HcCommandStatus */
  105. #define OHCI_HCCOMMANDSTATUS_SOC (0x00030000u)
  106. #define OHCI_HCCOMMANDSTATUS_SOC_SHIFT (0x00000010u)
  107. #define OHCI_HCCOMMANDSTATUS_OCR (0x00000008u)
  108. #define OHCI_HCCOMMANDSTATUS_OCR_SHIFT (0x00000003u)
  109. #define OHCI_HCCOMMANDSTATUS_BLF (0x00000004u)
  110. #define OHCI_HCCOMMANDSTATUS_BLF_SHIFT (0x00000002u)
  111. #define OHCI_HCCOMMANDSTATUS_CLF (0x00000002u)
  112. #define OHCI_HCCOMMANDSTATUS_CLF_SHIFT (0x00000001u)
  113. #define OHCI_HCCOMMANDSTATUS_HCR (0x00000001u)
  114. #define OHCI_HCCOMMANDSTATUS_HCR_SHIFT (0x00000000u)
  115. /* HcInterruptStatus */
  116. #define OHCI_HCINTERRUPTSTATUS_RSVD (0x80000000u)
  117. #define OHCI_HCINTERRUPTSTATUS_RSVD_SHIFT (0x0000001Fu)
  118. #define OHCI_HCINTERRUPTSTATUS_OC (0x40000000u)
  119. #define OHCI_HCINTERRUPTSTATUS_OC_SHIFT (0x0000001Eu)
  120. #define OHCI_HCINTERRUPTSTATUS_RESERVED (0x3FFFFF80u)
  121. #define OHCI_HCINTERRUPTSTATUS_RESERVED_SHIFT (0x00000007u)
  122. #define OHCI_HCINTERRUPTSTATUS_RHSC (0x00000040u)
  123. #define OHCI_HCINTERRUPTSTATUS_RHSC_SHIFT (0x00000006u)
  124. #define OHCI_HCINTERRUPTSTATUS_FNO (0x00000020u)
  125. #define OHCI_HCINTERRUPTSTATUS_FNO_SHIFT (0x00000005u)
  126. #define OHCI_HCINTERRUPTSTATUS_UE (0x00000010u)
  127. #define OHCI_HCINTERRUPTSTATUS_UE_SHIFT (0x00000004u)
  128. #define OHCI_HCINTERRUPTSTATUS_RD (0x00000008u)
  129. #define OHCI_HCINTERRUPTSTATUS_RD_SHIFT (0x00000003u)
  130. #define OHCI_HCINTERRUPTSTATUS_SF (0x00000004u)
  131. #define OHCI_HCINTERRUPTSTATUS_SF_SHIFT (0x00000002u)
  132. #define OHCI_HCINTERRUPTSTATUS_WDH (0x00000002u)
  133. #define OHCI_HCINTERRUPTSTATUS_WDH_SHIFT (0x00000001u)
  134. #define OHCI_HCINTERRUPTSTATUS_SO (0x00000001u)
  135. #define OHCI_HCINTERRUPTSTATUS_SO_SHIFT (0x00000000u)
  136. /* HcInterruptEnable */
  137. #define OHCI_HCINTERRUPTENABLE_MIE (0x80000000u)
  138. #define OHCI_HCINTERRUPTENABLE_MIE_SHIFT (0x0000001Fu)
  139. #define OHCI_HCINTERRUPTENABLE_OC (0x40000000u)
  140. #define OHCI_HCINTERRUPTENABLE_OC_SHIFT (0x0000001Eu)
  141. #define OHCI_HCINTERRUPTENABLE_RESERVED (0x3FFFFF80u)
  142. #define OHCI_HCINTERRUPTENABLE_RESERVED_SHIFT (0x00000007u)
  143. #define OHCI_HCINTERRUPTENABLE_RHSC (0x00000040u)
  144. #define OHCI_HCINTERRUPTENABLE_RHSC_SHIFT (0x00000006u)
  145. #define OHCI_HCINTERRUPTENABLE_FNO (0x00000020u)
  146. #define OHCI_HCINTERRUPTENABLE_FNO_SHIFT (0x00000005u)
  147. #define OHCI_HCINTERRUPTENABLE_UE (0x00000010u)
  148. #define OHCI_HCINTERRUPTENABLE_UE_SHIFT (0x00000004u)
  149. #define OHCI_HCINTERRUPTENABLE_RD (0x00000008u)
  150. #define OHCI_HCINTERRUPTENABLE_RD_SHIFT (0x00000003u)
  151. #define OHCI_HCINTERRUPTENABLE_SF (0x00000004u)
  152. #define OHCI_HCINTERRUPTENABLE_SF_SHIFT (0x00000002u)
  153. #define OHCI_HCINTERRUPTENABLE_WDH (0x00000002u)
  154. #define OHCI_HCINTERRUPTENABLE_WDH_SHIFT (0x00000001u)
  155. #define OHCI_HCINTERRUPTENABLE_SO (0x00000001u)
  156. #define OHCI_HCINTERRUPTENABLE_SO_SHIFT (0x00000000u)
  157. /* HcInterruptDisable */
  158. #define OHCI_HCINTERRUPTDISABLE_MIE (0x80000000u)
  159. #define OHCI_HCINTERRUPTDISABLE_MIE_SHIFT (0x0000001Fu)
  160. #define OHCI_HCINTERRUPTDISABLE_OC (0x40000000u)
  161. #define OHCI_HCINTERRUPTDISABLE_OC_SHIFT (0x0000001Eu)
  162. #define OHCI_HCINTERRUPTDISABLE_RESERVED (0x3FFFFF80u)
  163. #define OHCI_HCINTERRUPTDISABLE_RESERVED_SHIFT (0x00000007u)
  164. #define OHCI_HCINTERRUPTDISABLE_RHSC (0x00000040u)
  165. #define OHCI_HCINTERRUPTDISABLE_RHSC_SHIFT (0x00000006u)
  166. #define OHCI_HCINTERRUPTDISABLE_FNO (0x00000020u)
  167. #define OHCI_HCINTERRUPTDISABLE_FNO_SHIFT (0x00000005u)
  168. #define OHCI_HCINTERRUPTDISABLE_UE (0x00000010u)
  169. #define OHCI_HCINTERRUPTDISABLE_UE_SHIFT (0x00000004u)
  170. #define OHCI_HCINTERRUPTDISABLE_RD (0x00000008u)
  171. #define OHCI_HCINTERRUPTDISABLE_RD_SHIFT (0x00000003u)
  172. #define OHCI_HCINTERRUPTDISABLE_SF (0x00000004u)
  173. #define OHCI_HCINTERRUPTDISABLE_SF_SHIFT (0x00000002u)
  174. #define OHCI_HCINTERRUPTDISABLE_WDH (0x00000002u)
  175. #define OHCI_HCINTERRUPTDISABLE_WDH_SHIFT (0x00000001u)
  176. #define OHCI_HCINTERRUPTDISABLE_SO (0x00000001u)
  177. #define OHCI_HCINTERRUPTDISABLE_SO_SHIFT (0x00000000u)
  178. /* HcHCCA */
  179. #define OHCI_HCHCCA_HCCA (0xFFFFFF00u)
  180. #define OHCI_HCHCCA_HCCA_SHIFT (0x00000008u)
  181. #define OHCI_HCHCCA_RESERVED (0x000000FFu)
  182. #define OHCI_HCHCCA_RESERVED_SHIFT (0x00000000u)
  183. /* HcPeriodCurrentED */
  184. #define OHCI_HCPERIODCURRENTED_PCED (0xFFFFFFF0u)
  185. #define OHCI_HCPERIODCURRENTED_PCED_SHIFT (0x00000004u)
  186. #define OHCI_HCPERIODCURRENTED_RESERVED (0x0000000Fu)
  187. #define OHCI_HCPERIODCURRENTED_RESERVED_SHIFT (0x00000000u)
  188. /* HcControlHeadED */
  189. #define OHCI_HCCONTROLHEADED_CHED (0xFFFFFFF0u)
  190. #define OHCI_HCCONTROLHEADED_CHED_SHIFT (0x00000004u)
  191. #define OHCI_HCCONTROLHEADED_RESERVED (0x0000000Fu)
  192. #define OHCI_HCCONTROLHEADED_RESERVED_SHIFT (0x00000000u)
  193. /* HcControlCurrentED */
  194. #define OHCI_HCCONTROLCURRENTED_CCED (0xFFFFFFF0u)
  195. #define OHCI_HCCONTROLCURRENTED_CCED_SHIFT (0x00000004u)
  196. #define OHCI_HCCONTROLCURRENTED_RESERVED (0x0000000Fu)
  197. #define OHCI_HCCONTROLCURRENTED_RESERVED_SHIFT (0x00000000u)
  198. /* HcBulkHeadED */
  199. #define OHCI_HCBULKHEADED_BHED (0xFFFFFFF0u)
  200. #define OHCI_HCBULKHEADED_BHED_SHIFT (0x00000004u)
  201. #define OHCI_HCBULKHEADED_RESERVED (0x0000000Fu)
  202. #define OHCI_HCBULKHEADED_RESERVED_SHIFT (0x00000000u)
  203. /* HcBulkCurrentED */
  204. #define OHCI_HCBULKCURRENTED_BCED (0xFFFFFFF0u)
  205. #define OHCI_HCBULKCURRENTED_BCED_SHIFT (0x00000004u)
  206. #define OHCI_HCBULKCURRENTED_RESERVED (0x0000000Fu)
  207. #define OHCI_HCBULKCURRENTED_RESERVED_SHIFT (0x00000000u)
  208. /* HcDoneHead */
  209. #define OHCI_HCDONEHEAD_DH (0xFFFFFFF0u)
  210. #define OHCI_HCDONEHEAD_DH_SHIFT (0x00000004u)
  211. #define OHCI_HCDONEHEAD_RESERVED (0x0000000Fu)
  212. #define OHCI_HCDONEHEAD_RESERVED_SHIFT (0x00000000u)
  213. /* HcFmInterval */
  214. #define OHCI_HCFMINTERVAL_FIT (0x80000000u)
  215. #define OHCI_HCFMINTERVAL_FIT_SHIFT (0x0000001Fu)
  216. #define OHCI_HCFMINTERVAL_FSMPS (0x7FFF0000u)
  217. #define OHCI_HCFMINTERVAL_FSMPS_SHIFT (0x00000010u)
  218. #define OHCI_HCFMINTERVAL_RESERVED (0x0000C000u)
  219. #define OHCI_HCFMINTERVAL_RESERVED_SHIFT (0x0000000Eu)
  220. #define OHCI_HCFMINTERVAL_FRAMEINTERVAL (0x00003FFFu)
  221. #define OHCI_HCFMINTERVAL_FRAMEINTERVAL_SHIFT (0x00000000u)
  222. /* HcFmRemaining */
  223. #define OHCI_HCFMREMAINING_FRT (0x80000000u)
  224. #define OHCI_HCFMREMAINING_FRT_SHIFT (0x0000001Fu)
  225. #define OHCI_HCFMREMAINING_RESERVED (0x7FFFC000u)
  226. #define OHCI_HCFMREMAINING_RESERVED_SHIFT (0x0000000Eu)
  227. #define OHCI_HCFMREMAINING_FR (0x00003FFFu)
  228. #define OHCI_HCFMREMAINING_FR_SHIFT (0x00000000u)
  229. /* HcFmNumber */
  230. #define OHCI_HCFMNUMBER_RESERVED (0xFFFF0000u)
  231. #define OHCI_HCFMNUMBER_RESERVED_SHIFT (0x00000010u)
  232. #define OHCI_HCFMNUMBER_FN (0x0000FFFFu)
  233. #define OHCI_HCFMNUMBER_FN_SHIFT (0x00000000u)
  234. /* HcPeriodicStart */
  235. #define OHCI_HCPERIODICSTART_RESERVED (0xFFFFC000u)
  236. #define OHCI_HCPERIODICSTART_RESERVED_SHIFT (0x0000000Eu)
  237. #define OHCI_HCPERIODICSTART_PS (0x00003FFFu)
  238. #define OHCI_HCPERIODICSTART_PS_SHIFT (0x00000000u)
  239. /* HcLSThreshold */
  240. #define OHCI_HCLSTHRESHOLD_RESERVED (0xFFFFF000u)
  241. #define OHCI_HCLSTHRESHOLD_RESERVED_SHIFT (0x0000000Cu)
  242. #define OHCI_HCLSTHRESHOLD_LST (0x00000FFFu)
  243. #define OHCI_HCLSTHRESHOLD_LST_SHIFT (0x00000000u)
  244. /* HcRhDescriptorA */
  245. #define OHCI_HCRHDESCRIPTORA_POTPGT (0xFF000000u)
  246. #define OHCI_HCRHDESCRIPTORA_POTPGT_SHIFT (0x00000018u)
  247. #define OHCI_HCRHDESCRIPTORA_RESERVED (0x00FFE000u)
  248. #define OHCI_HCRHDESCRIPTORA_RESERVED_SHIFT (0x0000000Du)
  249. #define OHCI_HCRHDESCRIPTORA_NOCP (0x00001000u)
  250. #define OHCI_HCRHDESCRIPTORA_NOCP_SHIFT (0x0000000Cu)
  251. #define OHCI_HCRHDESCRIPTORA_OCPM (0x00000800u)
  252. #define OHCI_HCRHDESCRIPTORA_OCPM_SHIFT (0x0000000Bu)
  253. #define OHCI_HCRHDESCRIPTORA_DT (0x00000400u)
  254. #define OHCI_HCRHDESCRIPTORA_DT_SHIFT (0x0000000Au)
  255. #define OHCI_HCRHDESCRIPTORA_NPS (0x00000200u)
  256. #define OHCI_HCRHDESCRIPTORA_NPS_SHIFT (0x00000009u)
  257. #define OHCI_HCRHDESCRIPTORA_PSM (0x00000100u)
  258. #define OHCI_HCRHDESCRIPTORA_PSM_SHIFT (0x00000008u)
  259. #define OHCI_HCRHDESCRIPTORA_NDP (0x000000FFu)
  260. #define OHCI_HCRHDESCRIPTORA_NDP_SHIFT (0x00000000u)
  261. /* HcRhDescriptorB */
  262. #define OHCI_HCRHDESCRIPTORB_PPCM (0xFFFF0000u)
  263. #define OHCI_HCRHDESCRIPTORB_PPCM_SHIFT (0x00000010u)
  264. #define OHCI_HCRHDESCRIPTORB_DR (0x0000FFFFu)
  265. #define OHCI_HCRHDESCRIPTORB_DR_SHIFT (0x00000000u)
  266. /* HcRhStatus */
  267. #define OHCI_HCRHSTATUS_CRWE (0x80000000u)
  268. #define OHCI_HCRHSTATUS_CRWE_SHIFT (0x0000001Fu)
  269. #define OHCI_HCRHSTATUS_OCIC (0x00020000u)
  270. #define OHCI_HCRHSTATUS_OCIC_SHIFT (0x00000011u)
  271. #define OHCI_HCRHSTATUS_LPSC (0x00010000u)
  272. #define OHCI_HCRHSTATUS_LPSC_SHIFT (0x00000010u)
  273. #define OHCI_HCRHSTATUS_DRWE (0x00008000u)
  274. #define OHCI_HCRHSTATUS_DRWE_SHIFT (0x0000000Fu)
  275. #define OHCI_HCRHSTATUS_RESERVED (0x00007FFCu)
  276. #define OHCI_HCRHSTATUS_RESERVED_SHIFT (0x00000002u)
  277. #define OHCI_HCRHSTATUS_OCI (0x00000002u)
  278. #define OHCI_HCRHSTATUS_OCI_SHIFT (0x00000001u)
  279. #define OHCI_HCRHSTATUS_LPS (0x00000001u)
  280. #define OHCI_HCRHSTATUS_LPS_SHIFT (0x00000000u)
  281. /* HcRhPortStatus */
  282. #define OHCI_HCRHPORTSTATUS_PRSC (0x00100000u)
  283. #define OHCI_HCRHPORTSTATUS_PRSC_SHIFT (0x00000014u)
  284. #define OHCI_HCRHPORTSTATUS_OCIC (0x00080000u)
  285. #define OHCI_HCRHPORTSTATUS_OCIC_SHIFT (0x00000013u)
  286. #define OHCI_HCRHPORTSTATUS_PSSC (0x00040000u)
  287. #define OHCI_HCRHPORTSTATUS_PSSC_SHIFT (0x00000012u)
  288. #define OHCI_HCRHPORTSTATUS_PESC (0x00020000u)
  289. #define OHCI_HCRHPORTSTATUS_PESC_SHIFT (0x00000011u)
  290. #define OHCI_HCRHPORTSTATUS_CSC (0x00010000u)
  291. #define OHCI_HCRHPORTSTATUS_CSC_SHIFT (0x00000010u)
  292. #define OHCI_HCRHPORTSTATUS_LSDA (0x00000200u)
  293. #define OHCI_HCRHPORTSTATUS_LSDA_SHIFT (0x00000009u)
  294. #define OHCI_HCRHPORTSTATUS_PPS (0x00000100u)
  295. #define OHCI_HCRHPORTSTATUS_PPS_SHIFT (0x00000008u)
  296. #define OHCI_HCRHPORTSTATUS_PRS (0x00000010u)
  297. #define OHCI_HCRHPORTSTATUS_PRS_SHIFT (0x00000004u)
  298. #define OHCI_HCRHPORTSTATUS_POCI (0x00000008u)
  299. #define OHCI_HCRHPORTSTATUS_POCI_SHIFT (0x00000003u)
  300. #define OHCI_HCRHPORTSTATUS_PSS (0x00000004u)
  301. #define OHCI_HCRHPORTSTATUS_PSS_SHIFT (0x00000002u)
  302. #define OHCI_HCRHPORTSTATUS_PES (0x00000002u)
  303. #define OHCI_HCRHPORTSTATUS_PES_SHIFT (0x00000001u)
  304. #define OHCI_HCRHPORTSTATUS_CCS (0x00000001u)
  305. #define OHCI_HCRHPORTSTATUS_CCS_SHIFT (0x00000000u)
  306. #ifdef __cplusplus
  307. }
  308. #endif
  309. #endif